Abstract-This paper proposes to disable standby converter for improving the efficiency of a server computer power supply.
INTRODUCTION
Nowadays, in order to reduce power consumption in the internet data centers, it is prompted to increase the efficiency of server computer power supplies. Generalized certifications, such as Climate Savers Computing Initiative (CSCI) and 80 PLUS, are strongly recommending to achieve higher efficiency [1] - [2] . It can be noted that the efficiency in light load condition is getting more important in the server power supplies, because the brand-new certification requires meeting 10% load efficiency, whereas the former certification does not [1 ] .
As shown in Fig. 1 , a server power system consists of boost PFC, DC/DC conversion, and the standby converter stage. Boost PFC stage provides the irlput voltage of DCIDC conversion stage, V"nk, satisfying the requirements of power factor and total harmonics distortion. DC/DC conversion stage provides tightly regulated output voltage, VOIlI mom' In this stage, phase-shifted full-bridge (PSFB) convert e r is widely used, since it shows powerful advantages for large output current specification: simple control, small RMS current in secondary side, and inherent zero-voltage-switching (ZVS) operation [3] - [8] . The standby converter provides standby output, VOIlI_STS, and supply voltage for controllers irl the system. In the standby converter stage, tlyback converter is one of the most attractive topologies, because it has small size, wide input-range capability, and low cost [9] - [10] . 
Voucmain controllers
However, since the standby tlyback converter suffers from high voltage stress on switch, hard-switching loss, and snubber loss [9] - [10] , it degrades the total system efficiency, especially in light load condition. Therefore, in order to improve overall efficiency, it is required to reduce the losses irl the standby tlyback converter. There have been many approaches to improve the efficiency of tlyback converter [9] - [10] . However, these approaches require additional components causing high cost and low power density.
For these reasons, standby-tlyback-integrating structures have been studied in recent years [11]- [13] . By integrating the standby tlyback converter irl the mairl power conversion stage, these works reduced switching losses, resulting in improved efficiency of the system. However, these works require additional components and complex control signals. Also, since these works make the transformer core of the tlyback converter operate at all times, continuous core loss of the standby tlyback converter is caused.
This letter proposes to disable the stnadby tlyback converter in nonnal mode. In the standby mode, the standby outputs are provided by the standby tlyback converter. However, after DC/DC conversion stage is turned on, all losses in the standby tlyback converter are removed in the proposed structure, by disabling the standby tlyback converter. The standby output is provided by the main output, and the supply voltage for primary side controllers are provided by an auxiliary turn of the main transfonner of PSFB converter. Since PSFB converter has much higher efficiency than the tlyback converter, the total system efficiency is improved.
(c) Fig. 2 Schematics for (a) the conventional structure (b) the proposed structure (c) the proposed structure in normal mode.
II.
THE PROPOSED STRUCTURE AND CHARACTERISTICS Fig. 2(a) shows a conventional DC/DC converter and standby converter structure of a server power system. In order to avoid complexity, the front-end boost PFC is omitted. In the conventional structure, PSFB converter provides VOlll _main' The standby tlyback converter provides VOIlI_ST8, and it provides Veep with the auxiliary winding of the standby transformer, to drive controllers in primary side of the server power system.
The proposed structure to remove losses in the standby tlyback converter is shown in Fig. 2(b) . In the proposed structure, PSFB converter provides all outputs of the standby tlyback converter when it is turned off in normal mode.
VOIlI_mam provides the standby output, via merge diode Dill ' Since the standby output voltage is same with the main output voltage, by using small voltage-drop diode, standby output can be provided by PSFB converter. With the additional winding of the main transformer, NOim in PSFB converter, Veep can be provided every switching period. As shown in Fig. 2( c) , with the proposed structure, the (Nau,/Np/Llkg = 0 v�' �""" "" "�" "" "" ""'f v �" 
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Flyback disable
Voucmai nJ VOUCSTS. standby flyback converter can be completely turned off in normal mode, because all outputs of it can be provided by PSFB converter in the proposed structure.
A. The auxiliary turns for primary side controllers, Nallx Fig. 3(a) shows the key waveforms for Veep, when the standby flyback converter is disabled. PSFB converter controlled by phase-shifted signals of complementary gates, and voltage across magnetizing inductance of the main transformer, VLm, alternates between Vlink and -Vlink. Since the rectifier in the primary side, Da, rectifies only a positive-half cycle of VatlX, the waveform of Veep can be shown as Fig. 3(a) . The simplified equivalent circuit for Veep is shown in Fig. 3(b) . Since Np is much larger than Nallx because of step-down ratio, the reflected leakage inductance is small enough to be (1) Nallx should be chosen to make Veep larger than required voltage for primary side controllers. A linear regulator can be used to provide a precise voltage for the controllers, following Veep. In order to minimize the losses in the linear regulator, NatlX should be minimum, satisfying the condition that Veep should be larger than the required voltage for the controllers .. B. Sequence for the proposed structure Fig. 4 shows the sequence for the proposed structure. After DC/DC converter is turned on, VOlll mam increases and goes to its appropriate voltage. The standby flyback converter should be turned off after VOlll main is regulated because the value of VOIlI STS is selected as a larger one between VOIlI main and the expected VOIlI_STS without merge diode.
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III. EXPERIMENTAL RESULTS
The feasibility of the proposed structure has been verified by a server power supply with 90-265 Vrms input, 400 Vlink > 12V /62.5A main output, and 12V /2.1A standby output. The Fig.7 The total system efficiency.
system is designed with Np=26, Ns1=Ns2=1, Naux=l, and L1k g =15f.. lH. ESID(200V, lA, DO-214AC) is selected for Do. M2FM3(30V, 6A, M2F) is selected for merge diode Dm, and ICE3AR0680JZ (switch-integrated controller) is selected for the standby flyback converter. Fig. 5 shows the implementation of the proposed structure. It can be noted that the auxiliary turn occupies very small window area, so that it does not affect the utilization factor of the main transformer. Also, the added merge diode Dm is very small so that the power density of the total system is not degraded. Fig. 6 shows the experimental waveforms of the proposed structure. As shown in Fig. 6(a) , the standby flyback converter is disabled after VOlll _main is regulated so that the losses of the standby flyback converter is removed. Veep is provided by auxiliary turn from the main transformer, as shown in Fig.  6(b) , so that the proposed structure operates by itself without the standby flyback converter. The additional winding provides 14V of Veep so that the primary controllers can operate with 12V input voltage. Fig. 7 shows the total system efficiency with the proposed structure. Since PSFB converter provides all outputs of the standby flyback converter with much higher efficiency, the system efficiency increases in the entire load condition. It should be noted that the efficiency is dramatically improved especially in light load condition, in accordance with the new efficiency requirement from 80 PLUS.
IV. CONCLUSION
This paper proposes to disable the standby flyback converter in normal mode. Losses of the standby flyback converter are removed by disabling it in normal mode. The system efficiency is greatly increased, especially in light load conditions, since all outputs of the flyback converter is provided by PSFB, which has much higher efficiency. Since the proposed structure has very small number of additional components, it does not degrade the power density of the total system. Moreover, the proposed structure operates with a very simple control method: just disabling the standby flyback converter. Therefore, the proposed structure is simple and very powerful for improving the efficiency of a server power supply.
